DragonFly BSD
DragonFly submit List (threaded) for 2004-03
[Date Prev][Date Next]  [Thread Prev][Thread Next]  [Date Index][Thread Index]

Add some if_bge IDs from FreeBSD


From: Andreas Hauser <andy-dragonfly@xxxxxxxxxxxxxxx>
Date: 19 Mar 2004 18:59:28 -0000

Hoi,

this patch adds some if_bge IDs and some minor spelling stuff from FreeBSD.
Makes my bge work.

Andy

Index: if_bge.c
===================================================================
RCS file: /home/dcvs/src/sys/dev/netif/bge/if_bge.c,v
retrieving revision 1.15
diff -u -p -r1.15 if_bge.c
--- if_bge.c	14 Mar 2004 15:36:48 -0000	1.15
+++ if_bge.c	20 Mar 2004 17:41:31 -0000
@@ -157,6 +157,12 @@ static struct bge_type bge_devs[] = {
 		"Broadcom BCM5705M Gigabit Ethernet" },
 	{ BCOM_VENDORID, BCOM_DEVICEID_BCM5782,
 		"Broadcom BCM5782 Gigabit Ethernet" },
+	{ BCOM_VENDORID, BCOM_DEVICEID_BCM5788,
+		"Broadcom BCM5788 Gigabit Ethernet" },
+	{ BCOM_VENDORID, BCOM_DEVICEID_BCM5901,
+		"Broadcom BCM5901 Fast Ethernet" },
+	{ BCOM_VENDORID, BCOM_DEVICEID_BCM5901A2,
+		"Broadcom BCM5901A2 Fast Ethernet" },
 	{ SK_VENDORID, SK_DEVICEID_ALTIMA,
 		"SysKonnect Gigabit Ethernet" },
 	{ ALTIMA_VENDORID, ALTIMA_DEVICE_AC1000,
@@ -2242,9 +2248,9 @@ bge_intr(xsc)
 	 * Process link state changes.
 	 * Grrr. The link status word in the status block does
 	 * not work correctly on the BCM5700 rev AX and BX chips,
-	 * according to all available information.  Hence, we have
+	 * according to all available information. Hence, we have
 	 * to enable MII interrupts in order to properly obtain
-	 * async link changes.  Unfortunately, this also means that
+	 * async link changes. Unfortunately, this also means that
 	 * we have to read the MAC status register to detect link
 	 * changes, thereby adding an additional register access to
 	 * the interrupt handler.
@@ -2272,14 +2278,14 @@ bge_intr(xsc)
 				~(BGE_STATFLAG_UPDATED|
 				BGE_STATFLAG_LINKSTATE_CHANGED);
 			/*
-			 * Sometime PCS encoding errors are detected in
+			 * Sometimes PCS encoding errors are detected in
 			 * TBI mode (on fiber NICs), and for some reason
 			 * the chip will signal them as link changes.
 			 * If we get a link change event, but the 'PCS
 			 * encoding error' bit in the MAC status register
 			 * is set, don't bother doing a link check.
 			 * This avoids spurious "gigabit link up" messages
-			 * that sometimes appear on fiber NIC's during
+			 * that sometimes appear on fiber NICs during
 			 * periods of heavy traffic. (There should be no
 			 * effect on copper NICs.)
 			 */
Index: if_bgereg.h
===================================================================
RCS file: /home/dcvs/src/sys/dev/netif/bge/if_bgereg.h,v
retrieving revision 1.3
diff -u -p -r1.3 if_bgereg.h
--- if_bgereg.h	10 Feb 2004 21:14:14 -0000	1.3
+++ if_bgereg.h	20 Mar 2004 04:41:00 -0000
@@ -1817,6 +1817,9 @@ struct bge_status_block {
 #define BCOM_DEVICEID_BCM5705M		0x165D
 #define BCOM_DEVICEID_BCM5705M_ALT	0x165E
 #define BCOM_DEVICEID_BCM5782		0x1696
+#define BCOM_DEVICEID_BCM5788		0x169C
+#define BCOM_DEVICEID_BCM5901		0x170D
+#define BCOM_DEVICEID_BCM5901A2		0x170E
 
 /*
  * Alteon AceNIC PCI vendor/device ID.



[Date Prev][Date Next]  [Thread Prev][Thread Next]  [Date Index][Thread Index]